Srinivasaiah, H.C. and Bhat, Navakanta (2005) Characterization of sub-100 nm CMOS process using screening experiment technique. Solid-State Electronics, 49 (3). pp. 431-436.