Maitra, K and Bhat, Navakanta (2004) Impact of gate-to-source/drain overlap length on 80-nm CMOS circuit performance. IEEE Journal, 51 (3). 409-414 .