Arzhadeeva, E. A. and Malykh, V. N. and Moiseev, P. D. (2006) The Programmable Widtrange Pulse Shaper With the Use of Â«System-on-ChipÂ» Technology in Electronic Measuring Devices. Journal of NANO and MICROSYSTEM TECHNIQUE, 12 (12). pp. 52-57.
Full text is not hosted in this archive but may be available via the Official URL, or by requesting a copy from the corresponding author.
Official URL: http://www.microsystems.ru/
New opportunities of electronic design automation development with use of Â«system on chipÂ» technology are viewed in this article. The design technology route of the soft IP-core of a pulse shaper is given, opportunities in support of coreÂ’s implementation parameters as reprogrammable logic integrated circuit and as the Application Specific Integrated Circuit (ASIC) are compared. Examples of its implementation are given on the base of macros library of Field Programmable Gate Array (FPGA) Spartan-3 with use of graphic interface ISE 7. Hand with use of Verilog behavioral model. The example of electronic design implementation -the pulse generator is given. Achievable characteristics and an errors are proved. Author consider, that in this article the following positions and results are new: the behavioral model of the pulse shaper is developed, the soft IP-core implemented, functional and timing parameters of IP-core are verified in silicon and in electronic design automation structure.
|Deposited By:||Prof. Alexey Ivanov|
|Deposited On:||19 Dec 2008 13:19|
|Last Modified:||20 Mar 2009 08:58|
Repository Staff Only: item control page